Fully asynchronous, robust, high-throughput arithmetic structures
نویسندگان
چکیده
منابع مشابه
Comparison of NULL Convention Booth2 Multipliers
This paper describes two architectures for designing asynchronous NULL Convention Logic (NCL) Booth2 multipliers. The first is better suited for a non-pipelined implementation, while the second is best for a high throughput pipelined realization. The two architectures are compared in terms of area and speed, using a gate-level NCL VHDL library with gate delays generated from physical level simu...
متن کاملQDI asynchronous circuits for low power applications: a comparative study in technology FD-SOI 28 nm
P ower consumption is becoming a critical concern in nowadays digital circuits’ design, especially for battery powered portable applications. In this context, asynchronous circuits represent one of the possible solutions for addressing power consumption issues, they can operate correctly at extremely low power supplies and are conceptually robust to PVT variation. This paper evaluates the power...
متن کاملThe Design of an Asynchronous MIPS R3000 Microprocessor
The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0:6 m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
متن کاملA CMOS VLSI Implementation of an Asynchronous ALU
A CMOS self-timed ALU has been developed as part of an asynchronous implementation of the ARM microprocessor. This unit exploits the data dependency inherent in many arithmetic operations to enable a small, simple ALU to deliver a mean performance comparable with that of a more sophisticated synchronous one with consequent reductions in both silicon area and electrical power consumption. The se...
متن کاملThe Design of an AsynchronousMIPS R 3000
The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0:6m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995